我正在尝试创建一个用于 NCO 的累加器,但出现了一些奇怪的错误。我对 VHDL 相当陌生,因此感谢您的帮助,这是我的代码:
library IEEE;
use IEEE.STD_LOGIC_1164.all; -- for std_logic and std_logic_vector
use IEEE.NUMERIC_STD.all; -- for unsigned type
---------------------------------------------------------------------
-- accumulator entity declaration
---------------------------------------------------------------------
entity accumulator is
port(CLK, Reset : in std_logic;
S : in std_logic_vector(11 downto 0);
N : out std_logic_vector(7 downto 0));
end accumulator;
---------------------------------------------------------------------
-- accumulator architecture
---------------------------------------------------------------------
architecture accumulator_arch of accumulator is
begin
process (CLK)
variable ACC : unsigned(11 downto 0) := "000000000000";
variable STEP : unsigned(11 downto 0) := "000000000000";
begin
-- use an "if" statement to synchronise to rising clock edge
STEP := unsigned(S);
if (Reset = '1') then
ACC := "000000000000";
elsif rising_edge(clk) then
ACC := ACC + S;
--add step size to ACC
end if;
N <= std_logic_vector(ACC(11 downto 4));
end process;
end accumulator_arch;
我得到的错误是:
** Error: C:/Modeltech_pe_edu_10.4/Projects/NCO.vhd(34): No feasible entries for infix operator "+".
** Error: C:/Modeltech_pe_edu_10.4/Projects/NCO.vhd(34): Bad right hand side (infix expression) in variable assignment.
** Error: C:/Modeltech_pe_edu_10.4/Projects/NCO.vhd(42): VHDL Compiler exiting
我不明白为什么会出错,因为我要添加两个无符号变量。
谢谢